hardMultiple ChoiceObjective-mapped
CISSP Practice Question: A security architect is reviewing a system that…
A security architect is reviewing a system that uses a microkernel operating system. The architect is concerned about potential side-channel attacks between processes. Which mitigation is most effective at the architecture level?
⚠ Common exam trap
Test-takers frequently confuse software-based mitigations (ASLR, stack canaries) with hardware-level side-channel defenses, or mistakenly think reducing IPC eliminates all covert channels when the real threat is shared microarchitectural state.
Answer choices
Why each option matters
Answer the question above first, then reveal the full breakdown to understand why each option is right or wrong.
Correct answer & explanation
✓
Use cache partitioning or cache coloring to isolate process caches
D is correct because cache partitioning or cache coloring directly addresses the root cause of side-channel attacks in a microkernel environment: shared CPU caches. By isolating each process's cache footprint, an attacker cannot infer sensitive data (e.g., cryptographic keys) through timing variations or cache occupancy measurements, which is a fundamental architectural mitigation.
Answer analysis
Option-by-option breakdown
For each option: why learners choose it and why it is or isn't the right answer here.
- ✗
Randomize the address space layout (ASLR)
Why it's wrong here
Randomizing the address space layout (ASLR) is a memory protection technique designed to prevent exploitation of memory corruption vulnerabilities, such as buffer overflows or use-after-free bugs. By randomizing the base addresses of key data areas like the stack, heap, and libraries, ASLR makes it significantly harder for attackers to reliably predict memory locations for injecting or executing malicious code. However, ASLR does not address side-channel attacks, which exploit information leakage through observable system behavior like timing differences, rather than direct memory manipulation.
- ✗
Implement stack canaries in all user-space applications
Why it's wrong here
Implementing stack canaries is a specific defense mechanism against stack-based buffer overflows. A canary value, typically a random number, is placed on the stack between local variables and control data (like the return address). Before a function returns, the canary's integrity is checked; if it has been overwritten, it indicates a buffer overflow attempt, and the program can be terminated. While effective for its intended purpose, stack canaries do not mitigate side-channel attacks, which rely on observing indirect effects of computation, such as cache access patterns, rather than detecting direct memory corruption.
- ✗
Reduce the number of system calls and IPC mechanisms
Why it's wrong here
Reducing the number of system calls and inter-process communication (IPC) mechanisms is a fundamental design principle of microkernels, aiming to minimize the trusted computing base and attack surface. While this architectural choice enhances security by limiting the kernel's complexity and potential vulnerabilities, further reduction beyond the inherent microkernel design is often impractical and does not directly address side-channel attacks. These attacks exploit shared hardware resources, like CPU caches, which are distinct from the software-defined IPC channels and system call interfaces.
- ✓
Use cache partitioning or cache coloring to isolate process caches
Why this is correct
Using cache partitioning or cache coloring directly addresses cache-based side-channel attacks by logically or physically isolating cache lines used by different processes or security domains. Cache partitioning assigns dedicated cache regions to specific processes, while cache coloring maps virtual pages to distinct physical cache sets, preventing one process from influencing or observing the cache state of another. This isolation mitigates timing-based information leakage, where an attacker infers sensitive data by observing variations in memory access times caused by cache hits or misses induced by a victim's operations.
Go deeper
Related to this question
About these practice questions
One of 747 original CISSP practice questions on Courseiva, each with a full explanation and wrong-answer analysis — not exam dumps or protected exam content. Learn why practice questions differ from exam dumps →
JA
Written by Johnson Ajibi, MSc IT Security
Senior Network & Security Engineer · founder of Courseiva
This CISSP practice question is part of Courseiva's free ISC2 certification practice question bank. Courseiva provides original exam-style practice questions with explanations, topic-based practice, mock exams, readiness tracking, and study analytics to help learners prepare for the CISSP exam.